Control of DC link ripple eliminator with reduced capacitance for grid-connected power converters

M. Mellincovsky¹, V. Yuhimenko², M. M. Peretz¹ and A. Kuperman¹

¹ Department of Electrical and Computer Engineering
Ben Gurion University of the Negev
POB 653, Beer-Sheva 84105, Israel
e-mail: m.mellincovsky@gmail.com, morp@ee.bgu.ac.il

² Department of Electrical Engineering and Electronics
Ariel University of Samaria
POB 3, Ariel 40700, Israel
e-mail: yuhimenko.vladimir@gmail.com, alonku@ariel.ac.il

Abstract. Controller design for a ripple eliminator aimed to reduce the bulk capacitance of grid-connected converters and suppress the DC link ripple is revealed in the paper. The ripple eliminator is based on a small auxiliary capacitance, interfaced to the DC link by a bidirectional converter. The primary goal of the proposed system is regulating the DC link voltage, releasing the grid-interfacing converter from the task thus making possible to increase DC link voltage control bandwidth without sacrificing input power factor. The proposed system may be perceived as an output-voltage regulated wide-input-range boost converter feeding a bi-directional power load. The paper focuses on control analysis as well as on operational issues of the proposed ripple eliminator. The revealed findings are fully supported by simulations.

Key words
AC/DC power converters, DC link ripple, voltage regulation, stability.

1. Introduction

Instantaneous input power of practical power converters, connected to single-phase or unbalanced three-phase grids contains both DC and pulsating components. The DC part of grid power is transferred to the load and pulsating component is absorbed by an instantaneous power-matching element (typically a bulk DC link capacitor) [1]. In case the load is connected to the DC bus via power electronics interface, it may contribute pulsating power, which needs to be captured by the same power-matching element. Pulsating power absorbed by the bulk capacitance translates into DC-link voltage ripple, which must reside within predetermined limits, set restricted by grid-connected converter topology and the DC link capacitor voltage rating. This leads to necessity of utilizing electrolytic capacitors in applications of 50W and higher [2]. Consequently, reliability and physical size drawbacks related to electrolytic capacitors are brought into modern power electronics based energy conversion systems [3]. In order to tackle these shortcomings, two main groups of solutions were suggested in the literature, namely passive and active. The former is based on adding inductors to the DC link in order to realize a resonant filter, tuned to (typically low) fundamental frequency of the pulsating power [4]. In addition, more than single fundamental component may exist. Hence, massive DC link resonant filter banks are required. Active solutions do not require addition of bulky passive components and has therefore attracted much attention, focusing on three main research directions as follows.

- Since the power factor acceptable by different standards is typically lower than unity, it is possible to reduce the DC link capacitance by distorting the input current of the grid-interfacing converter [5]. Unfortunately, the achieved capacitance reduction ratio is relatively low due to tight grid code requirements, limiting the accepted distortion amount. Moreover, since grid codes are not universal, the proposed solution must be individually adopted for each case.
- Novel topologies, specially aimed to reduce the total DC link capacitor required, were proposed in [6], [7]. The main disadvantage of these converters is relatively nontrivial operation, requiring a from-scratch design in most of the cases. Moreover, most of the concepts presented are non-applicable to existing basic topologies.
- Replacing the bulk DC link capacitor by an additional power converter terminated by a much smaller capacitance is the main idea behind the most popular active capacitance reduction research direction [8] – [10]. The operation is based on the fact that the amount of DC link capacitor energy used comprises only small fraction of the stored energy, i.e. much lower capacitance is sufficient to absorb the pulsating power component once the capacitor voltage ripple constraints are released. Consequently, decoupling the DC link and the power matching capacitance by a bidirectional power converter allows significant reduction of capacitor value.

The paper focuses on the latter subgroup of solutions. The approach to DC link ripple mitigation by direct voltage regulation proposed in [11] is utilized. There, the pulsating current component is indirectly forced to be absorbed by the ripple eliminator, requiring DC link voltage sensing only. However, once the DC link voltage is directly
regulated by the ripple eliminator, it no longer reflects the power balance of the system, i.e. the voltage loop of the grid interfacing converter can no longer utilize the DC link voltage as system power balance indicator. Hence, auxiliary capacitor voltage is fed to the grid-interfacing converter voltage controller. The proposed system therefore allows "breaking" the tradeoff between the power factor and DC link voltage loop bandwidth, since the voltage loop of the grid interfacing converter is not related to the average value of the DC link voltage. Consequently, the DC link voltage quality becomes a function of the ripple eliminator regulation capabilities only.

This work reveals modeling and control design of the proposed system in detail. The proposed ripple eliminator is perceived as an output-voltage regulated wide-input-range boost converter feeding a bi-directional power load. Thus, control design is non-trivial and was neither mentioned nor analyzed in the literature by far. Moreover, modifying the feedback signal to an existing grid interfacing converter voltage controller is challenging too since the voltage ripple magnitude as well as the capacitance value of the ripple eliminator capacitor are different from the ones used to design the controller above.

2. The Proposed Ripple Eliminator

Consider an off-the-shelf feedback controlled PFC front end, shown in Fig. 1(a) (the idea of using it is demonstrating that the proposed ripple eliminator may be combined with an existing GIC in a nearly plug-and-play fashion). The PFC front end consists of power stage and feedback controller, operating in a dual-loop arrangement while sensing DC link voltage and inductor (or switch) current, as shown. Bulk DC link capacitance is also present to absorb pulsating power component. The ripple eliminator (RE) replaces the bulk DC link capacitance as shown in Fig. 1(b), realized by a bidirectional converter terminated by reduced auxiliary capacitance. Small ceramic capacitor is connected across DC link-side terminals of the ripple eliminator to absorb the switching ripple. The auxiliary capacitance voltage and current are sensed as shown. The combined PFC+RE system is shown in Fig. 1(c). DC link voltage, auxiliary capacitance voltage and current measurements are fed to the ripple eliminator controller, which in turn drives the RE switches and creates feedback signal to the off-the-shelf PFC controller. Bulk DC link capacitance and original PFC voltage feedback branch are disconnected. The proposed control structure allows modifying the voltage feedback to the PFC controller only in order to implement the above mentioned PFC voltage loop variable change while leaving the rest of the PFC system unaltered. Small ceramic capacitor remains connected across DC link-side terminals of the PFC to absorb the switching ripple. To conclude, bulk capacitor disconnection and voltage feedback branch replacement are the only required modifications of the GIC. This is referred as "nearly plug-and-play" operation.

3. Control Design

The control structure of the proposed ripple eliminator controller is shown in Fig. 2. Dual-loop voltage-current structure with (optional) voltage loop gain scheduling (GS) and current loop feed-forwarding (FF) is used to control the REC. The auxiliary capacitor voltage feedback is notch-filtered to remove the double-grid-frequency pulsating component and then shifted and scaled to create voltage feedback to the PFC controller.
The output of the current controller $C_I$ satisfies
\[ -1 < v_C(t) < 1. \]
Then, RE switching-cycle-averaged model with $v_C$ as the control input is shown in Fig. 3.

It may be concluded that the RE drives a bidirectional load while subject to widely varying input voltage. The RE large-signal dynamics is then governed by

\[ \frac{dv_C}{dt} = -\frac{1}{2}v_C - \frac{1}{2}v_{DC} + \frac{P_3}{v_{DC}} \]

with $C_R = C_{RI} + C_{RE}$. The control-to-output transfer function is then obtained as

\[ \frac{v_{DC}}{v_C} = \frac{L_{RE}C_{RE}}{L_{RE}C_{RE} + \frac{C_Rv_{DC}}{p} + 1} \]

linearized around the (time-varying) operating point, given by (in steady-state)

\[ P(t) = -P_1 \cos \left(2(\omega t + \theta)\right), \]

\[ V_{RE}(t) = V_{RE}' \left[ 1 - \frac{P_1}{\omega_1} \sin \left(2(\omega t + \theta)\right) \right]. \]

According to (4), $P(t)$ possesses periodically alternating polarity. As long as $P$ is negative (i.e. the ripple eliminator supplies power to the DC link), the control-to-output transfer function is stable, containing two stable zeros, and may be stabilized utilizing any of known classical methods. However, when the ripple eliminator absorbs power from the DC link (i.e. $P$ is positive), (3) becomes unstable in addition to containing two unstable zeros. In this case, stabilization is nontrivial and challenging. Moreover, it is extremely difficult to design a unified controller, suitable for both cases. A dual-loop configuration is adopted here as the starting design point. Consider the classical approach of current loop shaping, i.e. $v_{RE}$ and $v_{DC}$ are assumed independent, slow-varying disturbances from the current loop point of view. Then, the small-signal version of current-loop-related part (2) is given by

\[ \ddot{i}_{RE} = \frac{V_{DC}}{2L_{RE}s}(\ddot{v}_C + \ddot{v}_D) \]

with

\[ \ddot{v}_D = \frac{2}{V_{DC}} \left( \frac{v_{RE}}{V_{DC}} - \frac{v_{DC}}{V_{DC}} \right) \]

denoting the total current loop disturbance. Simplified control-to-ripple eliminator current transfer function is

\[ P_C(s) = \frac{V_{DC}}{2} \frac{v_{DC}}{L_{RE}s}. \]

Selecting a PI controller

\[ C_I(s) = \frac{K_{P1}s + K_{II}}{s} \]

as current loop regulator, there is

\[ \ddot{i}_{RE}(s) |_{v_C(s)=0} = T_I(s)i_{RE}(s) \]

with

\[ T_I(s) = \frac{V_{DC}}{2L_{RE}^2}s + \frac{V_{DC}^2K_{P1}}{2L_{RE}^2}s \]

i.e. unity tracking DC gain and zero disturbance rejection DC gain are assured. Nevertheless, note that in this case ripple eliminator voltage and ripple eliminator current are coupled as

\[ \ddot{v}_{RE} = -\frac{1}{C_{IN}s} \ddot{i}_{RE}. \]

Hence, (5) turns into is

\[ \ddot{i}_{RE} = \frac{C_{RE}s}{L_{RE}C_{RE}s + \frac{1}{2}} (\ddot{v}_C + \ddot{v}_D) \]

with

\[ \ddot{v}_D = \frac{2V_{RE}}{V_{DC}} \ddot{v}_{DC}. \]

Full control-to-ripple eliminator current transfer function is then

\[ P_{CI}(s) = \frac{V_{DC}}{2L_{RE}s^2} \frac{C_{RE}s}{L_{RE}C_{RE}s + 1} \]

possessing two undamped poles (in reality these are lightly damped poles due to parasitic resistances). Consequently, utilizing (8) as loop controller yields (9) with

\[ T_I(s) = \frac{V_{DC}K_{P1}}{s^2 + \frac{V_{DC}K_{P1}}{s} + \frac{1}{2L_{RE}C_{RE}}} \]

i.e. zero disturbance rejection DC gain is assured. The tracking low-frequency gain is non-unity, given by
\[
T_i(s \rightarrow 0) = \frac{1}{2} \frac{1}{1 + C_{RE} V_{DC} K_{II}}.
\]  
(16)

i.e. some steady-state current tracking error is expected, which can be minimized (but not eliminated) by increasing \(C_{RE}, V_{DC}\) and/or \(K_{II}\).

It is possible to completely eliminate the steady-state current tracking error as shown in Fig. 2 by adding a feedforward term

\[
v_{FF} = 1 - 2 v_{RE} \frac{v_{DC}}{v_{DC}}
\]
(17)
to the control signal \(v_C\), turning the second equation of (2) into

\[
L_{RE} \frac{d i_{RE}}{dt} = \frac{1}{2} v_C v_{DC}
\]
(18)
thus "breaking" the current loop dependence on \(v_{RE}\).

Linearizing, there is

\[
\tilde{v}_{RE} = \frac{V_{DC}}{2 L_{RE}} \left( \tilde{v}_C + \tilde{v}_D \right)
\]
(19)
with

\[
\tilde{v}_D = \frac{V_{DC}}{2} - 2 v_{RE} \tilde{v}_{DC}.
\]
(20)
Utilizing (17) retains (10), bringing back both unity tracking DC gain and zero disturbance rejection DC gain. Moreover, once DC link voltage is tightly regulated, its control bandwidth for all possible operation points; the inductor-induced zero resides significantly outside the DC link voltage. Since PFC voltage controller task is maintaining system power balance, it should now rely on \(v_{RE}\), which is time-varying. Since the voltage across the RE auxiliary capacitance is inversely proportional to the bulk capacitance value, \(L\) be distorted. The following may be performed to solve the problem. First, consider the operating point in which \(P = 0\). Then,

\[
P_{CV}(s) = \frac{V_{RE}}{C_{R} V_{DC} s}
\]
(25)
and utilizing a PI controller

\[
C_V = \frac{K_{PV} s + K_{IV}}{s}
\]
(26)
brings the system to

\[
v_{DC}(s)_{\mid_{P(0)}} = T_v(s) i_{RE}(s)
\]
(27)
with

\[
T_v(s) = -\frac{\frac{V_{RE} K_{PV}}{C_{R} V_{DC}} + \frac{V_{RE} K_{IV}}{C_{R} V_{DC}}}{s^2 + \frac{V_{RE} K_{PV}}{C_{R} V_{DC}} + \frac{V_{RE} K_{IV}}{C_{R} V_{DC}}}
\]
(28)
i.e. unity tracking DC gain and zero disturbance rejection DC gain are assured. Using (26) with the general control-to-output transfer function (28) yields

\[
T_v(s) = \frac{G K_{PV} \alpha_z^2 s + G (K_{PV} + K_{PV} \alpha_z^2) s + G K_{IV}}{s^3 + G K_{PV} \alpha_z^2 s + G (K_{PV} + K_{PV} \alpha_z^2) s + G K_{IV}}
\]
(29)
At the first glance, (29) appears to possess unity DC gain, as desired. Nevertheless, \(G\) and \(\alpha_z^2\) are negative when \(P > 0\) and since the coefficients of PI controller (26) are positive, (29) contains an unstable pole and hence its step response diverges. On the other hand, when \(P < 0\), no instability occurs and step response of (29) is expected to converge. Furthermore, (29) may be decomposed into partial fractions as

\[
T_v(s) = \frac{k_1}{s + \omega_{p1}} + \frac{k_2}{s + \omega_{p2}} + \frac{k_3}{s + \omega_{p3}}.
\]
(30)
In the case partial fraction gain of the unstable mode is significantly lower than these of the stable modes, the short-time behavior would dominated by the stable poles pair and not diverge during the unstable half cycle. It is possible to further improve the dynamics of the voltage loop by gain scheduling as follows. According to (25), the gain of the control-to-output voltage loop transfer function is proportional to \(v_{RE}\), which is time-varying. Since the voltage across the RE auxiliary capacitance is measured, it may be used in a gain-scheduling fashion to eliminate the dependence on \(v_{RE}\), as shown in Fig. 2. As stated in the preceding Section, when utilizing the proposed ripple eliminating, system power balance is reflected by RE auxiliary capacitance rather than DC link voltage. Since PFC voltage controller task is maintaining system power balance, it should now rely on \(v_{RE}\) rather than \(v_{DC}\). However, two problems arise. First, design of the PFC controller voltage loop compensator is based on the value of bulk DC link capacitance \(C_B\) rather than on \(C_{RE}\). Utilizing the controller gain designed according to \(C_B\) for operation with \(C_{RE} \ll C_B\) would increase the bandwidth of PFC voltage loop and as a result PFC input current would be distorted. The following may be performed to solve the issue. As shown in [1], PFC voltage loop bandwidth is proportional to the DC value of the loop gain \(L(0)\) and inversely proportional to the bulk capacitance value,
\[ \omega_{o, PFC} \sim \frac{L(0)}{C_B}. \]  

Moreover, the original loop bandwidth (typically set to around one-fifth of the fundamental grid frequency) should not be altered to maintain input current quality and original PFC dynamics. Consequently, in case \( C_{RE} \) is used instead of \( C_B \), the loop gain must be modified accordingly to preserve \( \omega_{o, PFC} \). This may be accomplished either by altering either the feedback compensator gain or the feedback path slope. The latter is preferable since it allows keeping the original PFC controller as is while the feedback path can easily be modified by the RE controller.

Second, auxiliary capacitance voltage ripple is much higher than the original DC link. Consequently, undervoltage/overvoltage detection limits may be violated when feedin back high-ripple signal to the PFC controller. This will trip the undervoltage/overvoltage protection, preventing normal operation. In order to eliminate the problem of excessive ripple, auxiliary capacitance voltage may e.g. be notch-filtered at double-grid-frequency to eliminate the dominant harmonic.

4. Validation by simulation

Simulation results are obtained using data given in Table I. PI controller design should maximize current loop bandwidth for the desired phase margin \( \phi_M \) while taking into account switching delay \( T_d \). Here, \( \phi_M = 45^\circ \) was selected and \( T_d = T_3 \) was assumed, leading to crossover frequency of \(~4\)kHz. Simulation results shown in Fig. 4 demonstrate current loop performance without and with feedforward action for rated load operation (actual inductor current is notch-filtered to remove the switching ripple harmonic for clarity). Nonzero steady state error is noticeable in the former case while in the latter case it is eliminated, as expected.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Value</th>
<th>Units</th>
</tr>
</thead>
<tbody>
<tr>
<td>Switching frequency, ( T_S )^{-1}</td>
<td>50</td>
<td>kHz</td>
</tr>
<tr>
<td>REC inductance, ( L_{RE} )</td>
<td>320</td>
<td>( \mu H )</td>
</tr>
<tr>
<td>REC capacitance, ( C_{RE} )</td>
<td>22</td>
<td>( \mu F )</td>
</tr>
<tr>
<td>Total DC link capacitance, ( C_R )</td>
<td>9.4</td>
<td>( \mu F )</td>
</tr>
<tr>
<td>Grid frequency, ( \omega_1 )</td>
<td>100(\pi )</td>
<td>rad/s</td>
</tr>
<tr>
<td>Reference voltage, ( V_{RE}^* )</td>
<td>271</td>
<td>V</td>
</tr>
<tr>
<td>Reference voltage, ( V_{DC}^* )</td>
<td>400</td>
<td>V</td>
</tr>
<tr>
<td>Rated load power, ( P_{3, MAX} )</td>
<td>360</td>
<td>W</td>
</tr>
</tbody>
</table>

The crossover frequency of the voltage loop was selected as \( 800\)Hz (one-fifth of the current loop bandwidth) to allow decent loop decoupling. Apparently, the real part of \( \omega_{o1} \) is positive for \( P > 0 \), as expected. Despite this, the partial fraction gain of the unstable mode is significantly lower (three orders of magnitude) than that of the stable modes. This indicates that the short-time behavior is dominated by the stable poles pair.

Since in \( 50\)Hz grid \( P > 0 \) for \( 5\)ms, in case stable poles dominance lasts more than that, the system is referred to as short-time stable and the unstable pole would not be sufficient to influence the stability in such short interval.

Fig. 4. Simulation results: ripple eliminator reference and actual currents without (top) and with (bottom) feedforward action (rated load operation).

Fig. 5. Simulation results: DC link (top) and ripple eliminator auxiliary capacitance (bottom) voltages.

Auxiliary capacitance voltage ripple is much higher than the original DC link ripple (\(~200\)V versus \(~12\)V). Internal
reference voltage of the off-the-shelf PFC controller is 5V, i.e. 1/80 voltage divider is employed to scale the 400V DC link voltage. The 12V DC link ripple is then scaled to 0.15V feedback signal ripple. Undervoltage/overvoltage detection limits are set to 4.75V and 5.25V, respectively. In case $v_{RE}$ is scaled down from 271V down to 5V, its 200V ripple turns into 3.7V feedback signal ripple, as shown in the top subplot of Fig. 6. This will trip the undervoltage/overvoltage protection of the PFC controller, preventing normal operation. Therefore, the PFC feedback signal is synthesized according to the following relation,

$$v_{FB}^{PFC} = 5 + \frac{1}{80} \cdot \frac{C_B}{C_{RE}} \cdot \left( NF \cdot v_{RE} - v_{RE}^N \right) \quad (32)$$

with $a_C$ defined in (23). Apparently, in case the filtered value of $v_{RE}$ equals 271V, 5V level is fed back to the PFC controller, as required. Otherwise, the difference is scaled down by $80 \cdot C_B/C_{RE}$ to account for both 400V-to-5V conversion gain expected by the PFC controller and loop gain manipulation. The bottom subplot of Fig. 7 demonstrates the synthesized feedback voltage to the PFC controller. Note that the ripple is well within the permitted range. Moreover, it is well evident that after passing through a 100Hz notch filter, the ripple is dominated by 200Hz harmonic, as predicted in the preceding paragraph discussion).

![Fig. 6. Simulation results: Top - actual and scaled REC auxiliary capacitance voltage; Bottom – synthesized PFC controller feedback voltage.](image)

### 4. Conclusion

Control design of the novel DC link ripple eliminator with reduced capacitance for grid interfacing converters were revealed in the paper. The proposed approach allowed increasing the bandwidth of DC link voltage control loop without sacrificing input power factor. On the other hand, the auxiliary capacitance of the proposed ripple eliminator was shown to reflect the power balanced of the system and hence the grid-interfacing converter voltage controller regulates its average value, taking into account the underlying operational restrictions. The proposed ripple eliminator was shown to resemble an output-voltage regulated wide-input-range boost converter feeding a bi-directional power load. Dual-loop control structure with current feedforward and voltage gain scheduling was formed to cope with the control challenge. Simulation results of applying the proposed control method to an off-the-shelf PFC front end support the proposed control system.

### References


